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Two properties, called semi-unboundedness and polynomial proof-size, are identified as key 
properties shared by the definitions of LOGCFL on several models of computations. The 
semi-unboundedness property leads to the definition of semi-unbounded fan-in circuit families. 
These are circuits obtained from unbounded fan-in circuits by restricting the fan-in of gates 
of one type. A new characterization of LOGCFL is obtained on such a model in which the 
fan-in of the AND gates are bounded by a constant. This property also suggests new charac- 
terizations of LOGCFL on the following models: alternating Turing machines, nondeter- 
ministic auxiliary pushdown automata, and bounded fan-in Boolean circuits. 0 1991 Academic 
Press, Inc. 
1. INTRODUCTION 
LOGCFL is the class of languages log space reducible to context-free languages. 
It is a parallel complexity class known to contain a number of natural problems 
including non-context-free languages [7, 9, 15, 17, 181. Membership in LOGCFL 
implies the existence of space-efficient and fast parallel recognition algorithms for 
the languages in the class [13, 141. The class LOGCFL has been well studied from 
a complexity theory point of view in that complete problems have been identified 
for this class [ 16, 171, and characterizations of the class on several models of com- 
putation are known [6, 11, 14, 19, 231. This paper carries the work on LOGCFL 
further by studying the structure of the computations in this class. Specifically, we 
identify two key properties, called semi-unboundedness and polynomial proof-size, 
for several models of computations in which LOGCFL has been characterized. The 
semi-unboundedness property leads to the definition of new models of computation 
based .on unbounded fan-in circuits. These are circuits obtained from unbounded 
fan-in circuits by restricting the fan-in of gates of one type. We obtain a new 
characterization of LOGCFL on such a model in which the fan-in of the AND 
gates are bounded by a constant. In this paper, we will only consider unbounded 
fan-in circuits in which the AND gates have bounded fan-in and refer to them as 
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semi-unbounded fan-in circuits. This assumption is not quite restrictive because 
Borodin et al. [2] have recently shown that families of size C(n) and depth 
o(n) 2 log C(n) semi-unbounded fan-in circuits and families of size CO”‘(n) and 
depth O@(n)) unbounded fan-in circuits in which the OR gates have bounded fan-in 
define the same classes. We consider bounded fan-in AND gates for semi-unbounded 
fan-in circuits since unbounded fan-in for OR gates seems to be a more natural 
model of nondeterminism. The semi-unboundedness property also suggests new 
characterizations of LOGCFL on the following models: alternating Turing 
machines [3], nondeterministic auxiliary pushdown automata [S], and bounded 
fan-in Boolean circuits [6]. We also show that all these characterizations possess 
another property, namely, the polynomial proof-size property. Informally, a proof 
for an input that is accepted by a machine is the subtree of the machine’s computation 
tree that verifies the fact that this is an accepted input. 
One of the objectives of this work is to study the relationship between the classes 
LOGCFL and AC’. AC’ is the class of languages accepted by (1) a concurrent 
read, concurrent write parallel RAM in polynomial hardware and O(log n) time or, 
equivalently, (2) an alternating Turing machine in space O(log n) and alternation 
depth O(log n) or, equivalently, (3) a uniform family of unbounded fan-in circuits 
of polynomial size and O(log n) depth [ZO]. Ruzzo [14] showed that 
LOGCFL c AC’. Showing that the inclusion is proper is likely to be difficult, as it 
would separate 9 (the class of polynomial time recognizable languages) from 
DSPACE(log n), settling this long standing open problem in complexity theory. 
This is because of the following relationship among these complexity classes [6]: 
DSPACE(log n) E LOGCFL c AC’ c NC c 9. Here NC denotes the class of 
problems solvable in poly-log time by a parallel computer with a polynomial num- 
ber of processors (see, for example, Ref. [6]). 
By defining a resource called tree-size for alternating Turing machines, Ruzzo 
[14] characterized LOGCFL in this model as the class of languages accepted in 
log n space and polynomial tree-size. The use of different measures of resources 
(space and tree-size versus space and alternations) in their definitions makes it 
difficult to understand how the classes LOGCFL and AC’ differ. For instance, a 
polynomial tree-size bounded computation can have a polynomial number of alter- 
nations. Although Ruzzo [14] showed that O(log n) alternations suffice for such 
computations, thus showing that LOGCFL SAC’, it was not clear how these 
classes differed. Our results show that the difference between the two classes is the 
way the universal moves are used for their computations in the alternating Turing 
machine model: LOGCFL uses bounded universal moves and AC’ uses unbounded 
universal moves. The characterization of LOGCFL using semi-unbounded fan-in 
circuits also demonstrates that the difference between the two classes can be quan- 
tified in terms of the fan-in of the AND gates in the unbounded fan-in circuit 
model: LOGCFL uses bounded fan-in AND gates and AC’ uses unbounded fan-in 
AND gates. These characterizations provide more evidence supporting our belief 
that the inclusion of LOGCFL in AC’ is proper. 
Another objective of this work is to unify the many characterizations of 
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LOGCFL using the notion of polynomial size proofs. This property is inherent 
in many of the previous characterizations of LOGCFL such as Ruzzo’s charac- 
terization in terms of polynomial tree-size on alternating Turing machines. 
Sudborough Cl93 showed that LOGCFL is the class of languages accepted by non- 
deterministic auxiliary pushdown automata in log n space and polynomial time. We 
define the notion of a proof tree for this model, and show that LOGCFL is the 
class of languages accepted by nondeterministic auxiliary pushdown automata in 
log n space and polynomial tree-size. Similarly, by defining proofs in Boolean cir- 
cuits in a natural way, we show that LOGCFL is the class of languages accepted 
by a uniform family of polynomial size Boolean circuits within polynomial proof- 
size. Thus, our contribution is to identify polynomial proof-size as a more general 
property that is shared by many definitions of LOGCFL. This gives a robust defini- 
tion of the class LOGCFL. Also, showing polynomial proof-size for a problem 
seems to be an effective way of showing that it has an NC algorithm since 
LOGCFL E NC*. 
As a final note, the semi-unbounded fan-in circuit model proposed in this paper 
has proved to be a useful combinatorial framework for studying the closure under 
complementation of the class LOGCFL. Recently, Borodin et al. [Z] showed that 
the class LOGCFL is closed under complement using the semi-unbounded fan-in 
circuit characterization of LOGCFL presented in this paper. 
This paper is organized as follows. Section 2 contains the characterization 
theorem in terms of the semi-unboundedness property. The characterization in 
terms of proof-size is presented in Section 3. A discussion of semi-unbounded cir- 
cuits is presented in Section 4. Section 5 contains some of the interesting questions 
raised by this work. 
2. SEMI-UNBOUNDEDNESS CHARACTERIZATION OF LOGCFL 
This section contains the theorem that provides the characterizations of 
LOGCFL using the semi-unboundedness property. The characterization will be 
shown for the following four models: alternating Turing machines, nondeterministic 
auxiliary pushdown automata (NAuxPDA’s), bounded fan-in Boolean circuits, and 
semi-unbounded fan-in Boolean circuits. The characterization of LOGCFL and 
AC’ by Venkateswaran and Tompa [23] using a two-person pebble game model of 
synchronous parallel computation motivated the discovery of the notion of semi- 
unboundedness. 
Section 2.1 contains definitions and Section 2.2 contains the main characteriza- 
tion theorem. 
2.1. Definitions 
We now define the different models and the parameters of each that will capture 
the notions of semi-unboundedness and polynomial proof-size. 
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2.1.1. BOOLEAN CIRCUITS. A Boolean circuit G, with n inputs is a finite acyclic 
directed graph with vertices having indegree zero or at least two and labeled as 
follows. Vertices of indegree zero are called circuit-inputs and are labeled from the 
set {0,1,x1,x, ,..., x,,X1,X2 ,..., Xn}. All other vertices (also called gates) are 
labeled either AND or OR. Vertices with outdegree zero are called outputs. The 
evaluation of G, on inputs of length n is defined in the standard way. Typically, we 
will consider only circuits with one output vertex. This makes it convenient to 
consider circuits as language acceptors. 
The language L, accepted by a Boolean circuit G, is defined as 
L, = (x I x has length n and G, evaluates to 1 on input x}. 
The size C(G,) of a circuit G, is the number of edges in G,. The depth of a vertex 
u in a circuit is the length of a longest path from any input to u. The depth of a 
circuit is the depth of its output vertex. 
We have defined Boolean circuits without negation gates, since there is a well 
known technique to simulate, with a doubling of size and no increase in depth, a 
Boolean circuit with negations by a Boolean circuit in which the negations appear 
only at the inputs. (See, for example, [lo].) 
A family of circuits is a sequence {G, 1 n = 0, 1,2, . ..}. where the n th circuit G, has 
n inputs. The language L accepted by a family {G,} of circuits is defined as follows: 
L= Un,O L,, where L, is the language accepted by the nth member G, of the 
family. We will define uniformity for circuit families later. 
The notions of alternation, accepting subtrees, and tree-size for Boolean circuits 
can be defined by analogy to the corresponding notions for alternating Turing 
machines. These definitions follow those by Venkateswaran and Tompa [23] for 
bounded fan-in Boolean circuits, 
Alternation. A Boolean circuit G, is said to have alternation bound A(n) if, for 
all paths p in G, from some input of G, to the output gate, the number of edges 
on p connecting an AND gate to an OR gate or vice versa is at most A(n). 
Accepting Subtrees. Accepting subtrees are defined for Boolean circuits by con- 
sidering the tree-equivalent T(G) of a circuit G obtained by modifying G, by the 
construction below, so that every vertex in T(G), except is output, has outdegree 
one, and T(G) accepts the same language as G. 
Given a circuit G, an inductive construction of T(G), the tree-equivalent of G, is 
given below. Let V be the set of vertices in G and E be the set of edges. The 
construction is done in d stages where d is the depth of G. 
Assume that at the start of stage I > 1, all vertices at depth <I - 1 have outdegree 
one. Note that this condition holds trivially at the start of stage one. After this stage 
of the contruction, all vertices at depth <I will have outdegree one. For all vertices 
u at depth I - 1, if o has outdegree k > 1 do the following. Let ul, . . . . uk be the ver- 
tices in V such that (II, ui) (1 6 i < k) are the outgoing edges from u. Replace u by 
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k vertices o(i), . . . . uCk) Replace the subtree rooted at u by k copies, one rooted at vCi) . 
for each i, 1 < i < k. Replace the edge (u, ui) by the edge (a(‘), ui) (1 < i < k). 
The fact that T(G), so constructed, accepts the same language as G is a conse- 
quence of the following claim: for any gate v in G, the gate u evaluates to one on 
x if and only if all its copies in T(G) evaluate to one on input X. The proof of this 
claim is by induction on the depth of u coupled with the following observation: for 
any gate v in G with d(u) B 1, if o has u,, . . . . uk, for k 3 2, as its immediate prede- 
cessors in G, then any copy v’ of u in T(G) has as its immediate predecessors a copy 
of v 1, .-., 
Let x,“:. An accepting subtree H of a circuit G on input x is a subtree of T(G), 
its tree-equivalent, defined as follows: 
l H includes the output gate, 
l for any AND gate u included in H, all the immediate predecessors of u in 
T(G) are included as its immediate predecessors in H, 
l for any OR gate v included in H, exactly one immediate predecessor of u in 
T(G) is included as its only immediate predecessor in H, and 
l any vertex of indegree zero included in H has value one as determined by 
the input x. 
The following fact is easy to verify. 
Fact 1. A Boolean circuit G evaluates to one on input x if and only if there 
exists an accepting subtree of G on input x. 
Tree-size. The notion of tree-size for Boolean circuits defined below is 
analogous to the notion of tree-size for alternating Turing machines defined by 
Ruzzo [14]. 
Let x be a length n input on which G, evaluates to one. G, is said to use tree-size 
Z(n) on input x if there is an accepting subtree of G, of size at most Z(n). If for 
every x E L, G, uses tree-size Z(n) on input x, then G, is said to have tree-size Z(n). 
2.1.2. SEMI-UNBOUNDED FAN-IN BOOLEAN CIRCUITS. A family of Boolean 
circuits is said to have semi-unbounded fan& if there exists a constant c > 0 such 
that, in any circuit in the family, all AND gates have fan-in at most c. Note that 
there are no restrictions on the fan-in of the OR gates in such circuits. 
At the expense of doubling the size and depth, it will be assumed that for any OR 
(AND) gate u, u does not have as input another OR (AND) gate. Thus, depth in 
such a circuit is the same as its alternation depth. 
To define uniformity for a family of semi-unbounded fan-in circuits, define the 
direct connection language LDC of the family to be the set of strings of the form 
(n, g, y) such that in G, either (i) g and y are gate names and g is an input to the 
gate y, or (ii) g is a gate name and y is the type of the gate g, that is, y is one of 
AND, or OR, or a circuit-input or its negation. A gate name here is a binary string. 
It will be assumed that each vertex in the circuit G, has a numbering such that the 
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vertex numbers coded in binary have length O(log C(G,)), where C(G,) is the size 
of the circuit. 
Define a family {G,} f o semi-unbounded fan-in circuits of size C(G,) to be 
uniform if the corresponding direct connection language can be recognized by a 
deterministic Turing machine in space O(log C(G,)). This idea of uniformity based 
on a direct connection language for a Boolean circuit is adapted from Ruzzo’s 
definitions [15]. This uniformity condition for families of semi-unbounded fan-in 
circuits is chosen for convenience. It should be noted that there are other uniformity 
conditions such as NC’-uniformity [6] that can be used here without changing the 
results. 
2.1.3. BOUNDED FAN-IN BOOLEAN CIRCUITS. A family of Boolean circuits is said 
to have bounded fan-in if there exists a constant c > 0 such that in any circuit in 
the family, all gates have fan-in at most c. Without loss of generality, it will be 
assumed that the fan-in of all the gates in a bounded fan-in circuit is two. 
We will use the following definition of uniformity, referred to as log-space unifor- 
mity in the literature (see, for example, [15]) for bounded fan-in Boolean circuits. 
The standard encoding c of a Boolean circuit G, is the string of 4-tuples of the 
form [g, t, g,, gR] where vertex number g’s left (right) input is the output of 
vertex number g, ( gR) and t denotes the type of the vertex number g; that is, t is 
AND or OR or input. For a vertex number g which is a circuit-input, g, is omitted 
and g, denotes whether the input is negated or not. 
A family {G,} of circuits of size C(G,) is said to be uniform if there is a deter- 
ministic Turing machine that, on input l”, can generate the standard encoding c 
of G, using O(log C(G,)) space. 
Ruzzo [15] has shown that the log-space uniformity condition for bounded fan- 
in Boolean circuits is equivalent to the uniformity condition based on recognition 
of the corresponding direct connection language. 
2.1.4. NONDETERMINISTIC AUXILIARY PUSHDOWN AUTOMATA. A nondeter- 
ministic auxiliary pushdown automaton is a nondeterministic Turing machine with 
an additional worktape that is constrained to operate as a pushdown store. The 
space used on the pushdown tape is not counted in the space bound of the machine. 
A more formal definition is given by Cook [S]. 
Let M be a log n space bounded NAuxPDA and L be the language accepted by 
it. The following assumptions will be made about the machine. 
l M accepts by entering a unique final state with its stack empty. 
l There is a symbol 1 that marks the bottom of the stack. The last move that 
it4 makes when it accepts is to pop this symbol I from the stack. This pop move 
of M on an input that it accepts will be referred to as the final pop move of M on 
that input. 
9 M pushes and pops in .units of log n bits, where n is the length of its input. 
(An exception to this convention is when M pops the symbol I form the stack.) 
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This can be arranged as follows [14]. M maintains a work tape to keep the top K 
bits of the stack where 0 <KG 2 log n. If this work tape is empty (i.e., K= 0) and 
the stack is not empty, M pops the top log n bits from the stack onto it. If the work 
tape contains 2 log n bits, M pushes a block of log n bits (the bottom half of the 
2 log n bits on the work tape) from it onto the stack. For other push or pop moves, 
M writes or reads these bits on the work tape. Henceforth, a push (pop) move of 
M will refer to pushing (popping) log n from the stack. 
l M behaves deterministically while making a push or pop move. 
Type of a Configuration. A configuration of M is of type push (pop, existential, 
resp.) if M makes a push (pop, existential, resp.) move from it. 
Realizable Pairs. A pair (p, q) of configurations is called realizable with respect 
to a computation sequence of M if p precedes q in the sequence, the stack height in 
p and q are the same, and the stack level between p and q never goes below that 
in p. A pair (p, q) of configurations is called realizable if it is realizable with respect 
to some computation sequence of M [14, 51. 
Mates. Given XE L, let A(x) be an accepting computation sequence of M on 
input x. For every push configuration p in A(x) there is a balancing pop configura- 
tion in A(x), namely the first pop configuration q succeedingp in the sequence A(x) 
such that the successor p’ of p in ,4(x) and q form a realizable pair in A(x). The 
configurations p and q will be referred to as mates in the sequence ,4(x). 
Accepting Trees. An accepting computation sequence of M on an input x E L 
can be viewed as a path P(x) whose vertices are labeled with configurations of M 
and whose edges correspond to the move relation of M. Thus, its start vertex is 
labeled with the initial configuration of M and its end vertex is labeled with the 
final accepting configuration. A vertex labeled with an existential (push, pop, resp.) 
configuration will be referred to as an existential (push, pop, resp.) vertex. The 
immediate successor of an existential vertex q in P(x) is a vertex labeled with a con- 
figuration r such that there is a transition of M from q to r. The immediate suc- 
cessor of a push vertex p in P(x) is a vertex labeled with the unique configuration 
reachable from p by the push move of M. The immediate successor of a pop vertex 
q in P(x) is a vertex labeled with a configuration, say q’, reachable from q by a pop 
move of M. Note that the stack information in q’ is the same as the stack informa- 
FIG. 1. Tree associated with an accepting sequence 
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tion in the push configuration that is the mate of q. Therefore, to construct the label 
of the immediate successor of a pop vertex, we need the stack information from its 
mate. 
Given x E L, let P(x) be such an accepting path. Consider the tree obtained by 
converting P(x) as follows. Let p be a push vertex, p’ be its immediate successor, 
and q be its mate pop vertex. Let the part of the accepting path P(x) from the ver- 
tex p’ to the vertex q be converted into a subtree by induction. With q associate a 
copy qC, delete the edge from q to its successor q’, and instead add an edge from 
qC to q’, and add an edge from p to qC (see Fig. 1). This tree associated with P(x) 
will be referred to as an accepting tree on input x. 
For every x E L, there is such an accepting tree T(x). It should be noted that a 
pop vertex q occurs only as a leaf in such a tree and therefore has no successors 
in the tree, whereas the copy of a pop vertex q always has a successor in the tree. 
It is also worth noting that T(x) contains all the vertices of P(x) and in addition 
it has a copy of every pop vertex in P(x). Therefore, IP( < 1 T(x)\ < 2 IP(x That 
is, if M runs in time t then T(x) has O(t) vertices. 
Tree-size. M is said to be Z(n) tree-size bounded on input x E L of length n if 
there is an accepting tree on input x with O(Z(n)) vertices. M is said to be Z(n) 
tree-size bounded it it is Z(n) tree-size bounded over all inputs XE L of length n. By 
the observation in the preceding paragraph, tree-size and time of M are polyno- 
mially related. 
Alternations. Let x E L and T(x) be an accepting tree of M on input x. Define 
the number of alternations along a path of this tree to be the number of edges along 
the path connecting a nonexistential vertex to an existential vertex or vice versa. A4 
is said to be A(n) alternation bounded on input x E L of length n if there is an 
accepting tree on input x such that the number of alternations over any path of this 
tree does not exceed A(n). M is said to be A(n) alternation bounded if it is A(n) 
alternation bounded over all inputs x E L of length n. 
It should be remarked here that Ladner et al. [ 123 considered the effect of adding 
alternation to auxiliary pushdown automata. That model differs from the one 
considered here in that an alternating auxiliary pushdown automaton has also 
universal states and the alternation measure for such a machine is the standard 
measure of alternations between existential and universal moves. 
2.15 SEMI-UNBOUNDEDNESS. An alternating Turing machine or NAuxPDA M 
is said to be semi-unbounded if there exists a constant c>O such that for all x 
accepted by M, there is an accepting tree T(M, x) such that along any path in 
T(M, x), the number of vertices labeled with nonexistential configurations between 
each pair of successive vertices labeled with existential configurations is at most c. 
A family of bounded fan-in Boolean circuits is said to have the semi-boundedness 
property if there is a constant c>O such that for any circuit in the family the 
number of AND gates between every pair of successive OR gates along any path 
in the circuit is at most c. 
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A semi-unbounded fan-in circuit has, by definition, the semi-unboundedness 
property. 
2.1.6. Notations. ASPACE,ALTERNATIONS(S)(S(n), .4(n)) is the class of 
languages accepted by a semi-unbounded alternating Turing machine that is 
@S(n)) space and O(A(n)) alternation bounded. 
NAuxDPA SPACE,ALTERNATIONS(S)(S(n), .4(n)) is the class of languages 
accepted by a semi-unbounded NAuxPDA that is O(A(n)) alternation bounded. 
Unbounded USIZE, DEPTH(S)( C(n), D(n)) is the class of languages accepted by 
a uniform family of semi-unbounded fan-in circuits with size O(C(n)) and depth 
O@(n)). It should be recalled that the depth of such circuits is the same as their 
alternation depth. 
USIZE,ALTERNATIONS(S)(C(n), o(n)) is the class of languages accepted by a 
uniform family of bounded fan-in Boolean circuits with the semi-unboundedness 
property and with size O(C(n)) and alternation O(l)(n)). 
2.2. The Characterization Theorem 
The theorem in this section can be generalized, in a straightforward manner, to 
space and alternations bounds greater than log n for the machine models, and to 
alternation and depth bounds greater than log n and size bounds greater than 
polynomial for the circuit models. But we will prove this theorem only for the 
specific bounds in its statement to focus on the class LOGCFL. 
THEOREM 2. 
LOGCFL c ASPACE, ALTERNATIONS(S)(log n, log n) (1) 
E USIZE, ALTERNATIONS(S)(n”“‘, log n) (2) 
E Unbounded Usize,DEPTH(S)(n”“, log n) (3) 
c NAuxPDA SPACE, ALTERNATIONS(S)(log n, log n) (4) 
E LOGCFL. (5) 
Proof: (1) LOGCFL c ASAPACE, ALTERNATIONS(S)(log n, log n). 
This follows from Ruzzo’s simulation [14] of a space and tree-size bounded 
alternating Turing machine by a space and time bounded alternating Turing 
machine, along with the characterization of LOGCFL as the class of languages 
accepted by alternating Turing machines with O(log n) space and polynomial tree- 
size [ 143. Ruzzo’s simulating machine is semi-unbounded and uses O(log n) space 
and O(log n) alternations. 
(2) ASPACE, ALTERNATIONS(S)(log n, log n) 
c USIZE,ALTERNATIONS(S)(nO”), log n). 
Let L be accepted by a semi-unbounded alternating Turing machine M in 
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S(n) = O(log n) space and A(n) = O(log n) alternations. The following assumption 
about reading inputs by an alternating Turing machine made by Ruzzo [ 151 will 
be convenient. M has a special read state and a special index tape to read inputs 
as follows: whenever it enters the read state with a, i on its index tape, M halts, and 
furthermore accepts if and only if the ith input symbol is a. This assumption implies 
that M is in a normal form such that only one input symbol is read along any path 
in its computation tree. The simulation below requires that M be in such a normal 
form. By a counting argument similar to the one in the proof of containment (5) 
below, A4 has polynomial tree-size. Therefore, if we apply Ruzzo’s simulation (used 
in (1) above) to M, the resulting machine has all the required properties. It is semi- 
bounded, is in the required normal form, and accepts L in O(log n) space and 
O(log n) alternations. 
Since M is O(log n) space bounded, its running time is at most Y(n) = n” for 
some constant a. Also since M is semi-unbounded, there exists a constant K > 0 
such that for all x accepted by M, there is an accepting tree T(M, X) such that 
along any path in T(M, x), the number of vertices labeled with nonexistential 
configuration between every pair of successive vertices labeled with existential 
configurations is at most K. 
The construction is analogous to the simulation by Ruzzo [ 151 of an alternating 
Turing machine by a uniform family of Boolean circuits. 
For 0 < t < T(n), 0 < r < A(n), 0 < s < K, and a configuration c of 44 using space 
S(n), there is a gate in the circuit in one of the following forms: 
l [t, r, c], if c is an existential configuration, 
l [t, r, s, c], if c is a universal configuration, 
l [ t ,  c], if c is a read configuration. 
The first component t in a gate name is used to avoid cycles in the circuit. The 
second component r in a gate name of the form [t, r, c] or [t, r, s, c] is used to cut 
off paths that have too many alternations. The third component s in gate name of 
the form [t, r, s, c] is used to cut off paths that are not semi-unbounded. The type 
of a gate corresponding to a configuration c is, in general, OR (AND) if c is 
existential (universal). 
Let ci be the initial configuration of M. If cI is an existential (universal) con- 
figuration the output gate is [0, 0, ci]( [0, 0, 0, ci]). 
To complete the description of the circuit, the construction of the inputs of a gate 
have to be specified. Consider a gate [t, r, c] or [t, r, s, c] corresponding to a con- 
figuration c of the machine. If t + 1 > T(n), it has only one input, namely the con- 
stant zero. Otherwise, its inputs are constructed from the set D of all configurations 
reachable by A4 in one move from c. There will be one input corresponding to each 
dE D. For any de D, if d uses space > S(n), then the corresponding input is the 
constant zero. For all other d E D, if d is a read configuration with (I, i on its index 
tape, then the corresponding gate is [t + 1, d] which is true if and only if the ith 
circuit-input has value u. For all other d E D, there are two cases. 
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Case 1. (Construct the inputs to [t, r, cl). If the configuration d is of the same 
type as c, i.e., existential, the corresponding input to [t, r, c] is a gate [t + 1, r, d]. 
If d is a configuration of the opposite type, i.e., universal, then the corresponding 
input to [t, r, c] is [t + 1, r + 1, 0, d] if r + 1 d A(n), and it is the constant zero 
otherwise. 
Case 2. (Construct the inputs to [t, r, s, c]). If the configuration d is of the 
same type as c, i.e., universal, the corresponding input to [t, r, s, c] is a gate 
[t+ 1, r, s + 1, d] if s+ 1 <K, and it is the constant zero otherwise. If d is a 
configuration of the opposite type, i.e., existential, then the corresponding input to 
[t, r, s, c] is [t + 1, r + 1, d] if r + 1 <A(n), and it is the constant zero otherwise. 
’ The correctness of this construction, its analysis, and the fact that the resulting 
circuit is log-space uniform all follow as in Ruzzo’s simulation [ 151. 
(3) USIZE,ALTERNATIONS(S)(nO”‘, log n) 
E Unbounded USIZE,DEPTH(S)(nO(‘), log n), 
Let {G,} be a uniform family of bounded fan-in Boolean circuits with size 
C(n) = nn for some constant a 2 1, and alternations A(n) = O(log n). Let {G,) 
satisfy the semi-unboundedness property. We will define a family {H,} of semi- 
unbounded fan-in circuits, that is, circuits with unbounded fan-in for OR gates and 
bounded fan-in for AND gates, such that {H,} and {G,) accept the same 
language. We will also show how each H,, can be constructed by a log-space Turing 
machine. The basic idea of the construction is to make as inputs to an OR (AND) 
gate all non-OR (non-AND) gates from which it is reachable in G, through only 
OR (AND) gates. 
The construction of the n th member H,, of this family will now be described. Let 
~(4 = rhzw7 
Gates in the circuit H, are all of the form [cl, or [d, @I, or [c, d], or [s, c, d], 
or [s, c, d, e], where 0 <s <D(n), @ is a special symbol, and c, d, and e are the 
names of gates or circuit-inputs in G,. The output gate of H, is [r,], where r. is 
the output of G,. For any gate c, the type of the gate [c] is the same as that of 
the gate c. Given a gate Cc], its inputs are defined as follows. 
Case 1. [c] is an OR gate. Its inputs are gates [c, d] for all non-OR gates d 
in G,. Each of the gates Cc, d] is an AND gate and it has two inputs [0, c, d] and 
[d, @ ] defined as follows. 
l The gate [0, c, d] is the output of a o(n) depth semi-unbounded fan-in 
circuit that checks whether c is reachable from d in G, using only OR gates. This 
subcircuit for testing reachability will be described later. 
l The gate [d, @] is an OR gate with a single input [d] defined as follows. 
If d is a circuit-input of G,, [d] is the corresponding circuit-input of H,. 
Otherwise, d is an AND gate. Then [d] is also an AND gate. Its inputs are 
constructed recursively, using Case 2 below. 
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Case 2. [c] is an AND gate. Let dI, dZ, . . . . dk be all the non-AND gates in G, 
from which the gate c is reachable in G, using only AND gates. Note that k is a 
constant since {G,} has the semi-boundedness property. The inputs to [c] are the 
gates [di] for 1 < i< k. For these gates, the type of the gate is OR if di is an OR 
gate, and it is a circuit-input of H, if di is a circuit-input of G,. The inputs to each 
of the OR gates [di] are constructed recursively. 
Reachability Subcircuit. Given a gate [s, c, d] with 0 <S < D(n), the goal is to 
describe a subcircuit of which this gate is the output, such that the subcircuit checks 
that c is reachable from d in G, by a path of at most 2D(“)-s OR gates (see also 
the construction by Borodin [ 11). 
If d is an immediate predecessor of c in G,, then [IS, c, d] is the constant one. 
Otherwise, if s + 1> o(n), then [s, c, d] is the constant zero. Otherwise, the gate 
[s, c, d] is an OR gate. Its inputs are gates [s+ 1, c, d, e] for all OR gates e in G,. 
Each of the gates [s + 1, c, d, e] is an AND gate, and it has the two inputs 
[s + 1, c, e] and [s + 1, e, d]. These two subcircuits are constructed recursively. 
The circuit H, has polynomial size and O(log n) depth. Also, the OR gates in H, 
may have polynomial fan-in whereas the fan-in of the AND gates is bounded by a 
constant. 
It is easy to show that G, and H, accept the same language. 
We will show the existence of a uniformity machine U(H) that recognizes the 
direct connection language for the circuit family {H,} using O(log n) space. 
l Checking the type of a gate of H, : Given (n, g, t ), where t is a gate type, 
U(H) can check whether the type of the gate g is t on O(log n) space as follows. 
If g is a gate of the form [cl, its type is the same as the gate c in G,, and this can 
be verified using the uniformity machine of G,. If g is a gate of the form [c, d] or 
[s, c, d, e], then its type is AND. If g is a gate of the form [d, @I, then its type is 
OR. Finally, if g is a gate of the form [s, c, d], its type can be determined as 
follows. The machine U(H) can check whether d is an input of c in G, using the 
uniformity machine of G,, and if this is the case verify that g is the constant 1. 
Otherwise, U(H) can check in O(log n) space whether s + 1 > D(n) and if this is the 
case verify that g is the constant 0. Otherwise, U(H) can check whether the type t 
denotes OR. 
l Checking the input of a gate of H,,: Given (n, g, y), where g and y are 
gate names, U(H) can check in O(log n) space whether g is an input of y as follows. 
The machine U(H) first determines the types of the gates g and y as discussed 
above, using the uniformity machine of G, if necessary. 
- Suppose y is an OR gate [cl. Then U(H) can check whether the gate g 
is an AND gate [c, d] such that d is a non-OR gate of G,. This latter condition 
can be verified using the uniformity machine of G,. 
- Suppose y is an AND gate [c, d]. Then U(H) can check whether g is 
either [O, c, d] or [d, @I. 
571/43/2-9 
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- Suppose y is an OR gate [d, @I. Then U(H) can check whether g is d 
and it is a non-OR gate of G,. This latter condition can be verified using the unifor- 
mity machine of G,. 
- Suppose y is an OR gate [s, c, d]. Then U(H) can check whether the 
gate g is an AND gate [s + 1, c, d, e] such that e is an OR gate of G,. This latter 
condition can be verified using the uniformity machine of G,. 
- Suppose y is an AND gate [s, c, d, e]. Then U(H) can verify that g is 
either [s, c, e] or [s, e, d]. 
- Suppose y is an AND gate [cl. Then U(H) can check on O(log n) space 
whether g is a non-AND gate [e] such that e is a gate of G, of the same type as 
g, and such that the gate c is reachable from the gate e in G, using only AND gates. 
It does this by doing a depth-first search from the gate c in G,. A brief description 
of this search follows. Initially, the gate c is pushed onto a stack S for the purposes 
of backtracking. An input d of c is generated and it is verified with the uniformity 
machine of {G, > that d is an input of c. The type of d is also found using the unifor- 
mity machine of {G,}. If d is of the same type as c, that is an AND gate, then d 
is pushed onto the stack S and an input of d is generated. This is repeated until a 
non-AND gate d, is found such that c is reachable from d, in G, using only AND 
gates. If the gate dl is not the same as the gate e, and if the stack S is not empty, 
the AND gate at its top is popped and another non-AND gate found from which 
c is reachable using only AND gates. This process is repeated until either the gate 
e is found (as one of the non-AND gates from which c is reachable using only AND 
gates), or the stack S becomes empty. Since (G,} has the semi-unboundedness 
property, there are only a constant number of non-AND gates from which c is 
reachable in G, using only AND gates. The stack S thus uses O(log n) space since 
gate names are short. The uniformity machine of {G,}, which is used in the depth- 
first search, also uses O(log n) space, by assumption. 
(4) Unbounded USIZE,DEPTH(S)(nO’iJ, log n) 
E NAuxPDA SPACE, ALTERNATIONS( S)(log n, log n). 
Let L be accepted by a uniform {G,} of polynomial size semi-unbounded fan-in 
circuits with O(log n) depth. Given x of length n, a NAuxPDA M checks whether 
the circuit evaluates to one on x as described below. 
Initially, M’s stack is empty. M begins the simulation with the output gate ro. 
Given a gate u and its type, M checks that u evaluates to one on x as follows. Let 
C(u) denote the configuration of M as it begins checking the gate u. 
Case 1. u is an OR gate. M existentially guesses one of its true inputs u and its 
type and verifies deterministically with the uniformity machine that the guesses are 
correct. It then recursively checks that the gate u evaluates to one. 
Case 2. u is an AND gate. Then it has a constant number of, say k, inputs. M 
existentially guesses these inputs, say, vi, . . . . ok, and their types and verifies with the 
uniformity machine that the guesses are correct. A4 then pushes the gates u2, . . . . ok 
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onto the stack. Along with a gate its type is also pushed onto the stack. M then 
recursively checks that v1 evaluates to one. 
Case 3. v is a circuit-input. If its value is zero, M rejects. Suppose v has value 
one. it4 makes its final pop move and accepts if I is at the top of the stack. 
Otherwise, M pops a gate u and its type from the stack and recursively checks that 
u evaluates to one. 
Correctness. For correctness, it has to be shown that the output rO of the circuit 
G, evaluates to one on input x if and only if M accepts starting from C(r,) and the 
top of the stack is the I symbol. 
Case 1. Let r,, evaluate to one on input x. This case follows from the claim 
below since I is at the top of the stack initially. 
CLAIM. Let gate v evaluate to one on input x. Then there exists a pop configura- 
tion C’ such that (C(v), C) is realizable. 
Proof of the Claim. This is by induction on the depth d(v) of the gate v. 
Basis: (d(v) = 0) v is a circuit-input with value one. M immediately enters a 
pop configuration C’. Since M does not make push or pop moves to go from C(v) 
to c’, they form a realizable pair. 
Induction hypothesis: Assume that the claim is true for all gates u at depth 
d(u) with 0 <d(u) < d(v). 
Induction: (d(v) > 0). Suppose o is an OR gate. Since this evaluates to one 
on X, at least one of its inputs, say v,, evaluates to one. The configuration C(v) is 
an existential configuration and in checking c, M can move from C(v) to C(v, ) 
through only existential configurations. Since, by induction hypothesis, there exists 
a pop configuration C’ such that (C(v, ), C’) is realizable, it follows that (C(V), C’) 
is also realizable. 
Suppose u is an AND gate with inputs ui, . . . . uk, for some constant k. Since v 
evaluates to one, all its k inputs evaluate to one. In checking v, M begins by 
FIG. 2. Simulating an AND with k = 4. 
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existentially guessing these inputs and their types, verifying the guesses with the 
uniformity machine and pushing onto the stack the gates u2, . . . . vk and their types. 
M then recursively checks ul. Therefore, C(V) is an existential configuration, and M 
can move from C(Y) to C(o,) through a sequence of existential configurations 
followed by a sequence of k - 1 push moves. Since d(u,) < d(u), by induction 
hypothesis, there exists a pop configuration D1 such that (C(u,), Dl) is realizable. 
Now, the gate u2 and its type is at the top of the stack at D,. Let C(u,) be the con- 
figuration reached by M when it pops this gate name and its type. If k > 2, there 
is at least one more gate in the stack. In general, for i < k, d(u,) < d(u), and there- 
fore, by induction hypothesis, there exists a pop configuration Di such that 
(C(u,), Dj) is realizable. At Di, the gate vi+1 and its type is at the top of the stack. 
Finally, at Dk _ 1, the gate ok and its type will be at the top of the stack. Let C(uk) 
be the configuration reached by M when it pops this gate name and its type. It is 
easy to verify that (C(u), C(uk)) form a realizable pair. (See Fig. 2.) 
By induction hypothesis, there exists a pop configuration C’ such that (C(u,), C’) 
is realizable. Since, (C(u), C(u,)) is realizable, it follows that (C(u), C’) is realizable. 
This proves the claim. i 
Case 2. Let r,, evaluate to zero on x. In general, for any gate u that evaluates 
to zero on input x, it will be shown that M rejects from C(u). The proof is by induc- 
tion on the depth d(u) of u. The base case, with d(u) = 0, is clearly true. Assume that 
this is true for all gates u at depth d(u) with 0 <d(u) c d(u). 
Case 2.1. Let u be a OR gate. Now, the configurations corresponding to check- 
ing the inputs of u are reachable from C(u) through only existential configurations, 
and all other configurations reachable from C(u) through only existential conligura- 
tions are rejecting. Since u evaluates to zero on x, all its inputs evaluate to zero. By 
the induction hypothesis, the corresponding configurations of A4 are all rejecting. 
Hence, C(u) is rejecting. 
Case 2.2. Let u be an AND gate with k inputs, ul, . . . . uk. Since u evaluates to 
zero, one of these inputs evaluates to zero. Let i be the least index such that ui 
evaluates to zero. If i= 1, vi evaluates to zero. By induction hypothesis, M rejects 
from C(u,). Since there is a unique sequence of existential configurations from C(u) 
to C(u,), M rejects from C(u). Let i> 1. Now, any computation sequence of it4 from 
C(u) that does not reach C(u,) is rejecting. This is because, if M does not reach 
C(Ui), then it does not reach a configuration from which vi is popped, which implies 
that the stack will not become empty. But, any computation sequence that reaches 
C(u,) is also rejecting since, by induction hypothesis, C(u,) is rejecting. Therefore, 
M rejects from C(u). 
Analysis. Consider the space (exclusive of the stack) used by M on input x E L 
of length n. In checking a gate u. M must remember the gate u and its type. In 
checking an input u of the circuit, M must remember the input u, and the top of 
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the stack which is either the symbol I or a gate name and its type. This uses 
O(log n) space. If u is an OR fate, M has to record its true input, and its type. If 
u is an AND gate, M has to record all its inputs, at most k of them, and their types. 
Since k is a constant, M uses O(log n) space for all these. Finally, the uniformity 
machine is also O(log n) space bounded, so that the total space used by M is 
O(log n). 
It only remains to show that M has O(log n) alternations and is semi-unbounded. 
This is done by showing that, for all x E L, M has an accepting tree T(it4, x) that 
can be divided into O(log n) layers such that each layer adds at most two altema- 
tions to any path from the root of T(M, x) and that there is a constant number of 
nonexistential vertices between successive existential vertices along any path in 
T(W x). 
Since x E L, there is an accepting subtree T(G,, x) of G, on input x. Such an 
accepting subtree can be divided into O(log n) layers as follows. 
Layer zero is the union of two singleton sets l,, and e, each of which consists of 
the output OR gate. In general, given ei, a set OR gates or inputs in layer i of 
T(G,, x), layer i + 1 is the union of two sets Ii+, and ei+ 1 defined as follows. Let 
u E ei be an OR gate. o evaluates to one since it is in T(G,, x). Therefore, it has at 
least one non-OR input u that evaluates to one. The least, say, such u is included 
in I,+,. If u is a circuit-input, then it has no predecessors in T(G,, x). If u is an 
AND gate then all its inputs are included in ei+ , . Note that these are OR gates or 
circuit-inputs of G, since G, is a semi-unbounded fan-in circuit. Furthermore, these 
inputs of u themselves evaluate to one as they are in T(G,,x). 
It is easy to see that, for any ueei, the path in T(G,, x) from u to the output 
has at most i AND gates, and therefore, the construction above divides T(G,, x) 
into O(log n) layers. 
An inductive construction of an accepting tree T(M, x) of M corresponding to 
T(G,, x) on input x E L and a layering of T(M, x) that parallels the layers of 
T(G,, x) will now be described. 
The root of T(M, x) is labeled C(r,). Layer zero is the union of two singleton sets 
L, and E, each of which consists of the root of T(M, x). The existential vertex 
C(r,) in E,, corresponds to the gate r0 in e,. 
In general, layer i will be the union of two sets L, and Ei. The construction of 
the tree will maintain the following invariant: Ei is the set of vertices that 
correspond to checking that the gates or inputs of G, in ei evaluate to one. Since 
T(G,, x) has O(log n) layers, this will ensure that T(M, x) also has G(log n) layers. 
Consider a gate or an input u in ei _ i . Let Ei- , contain a vertex labeled C(U) 
corresponding to U. 
Case 1. Suppose u is a circuit-input of G,. Then its value is one. In checking 
U, M can move from C(U) to a pop configuration C’ through only existential con- 
figurations. Include in Li the corresponding chain of existential vertices from the 
vertex labeled C(U) to the vertex labeled C’. The vertex labeled C’ has no successors 
in the tree. 
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Case 2. 
Suppose u is an OR gate. Since u is in T(G,, x), it evaluates to one. Therefore, 
there is a true non-OR gate u that is an input of u in T(G,, x). In checking the 
gate U, M can move from C(U) to C(V) through existential configurations. Let p 
be the corresponding chain of existential vertices with start vertex labeled as C(U) 
and the end vertex labeled as C(v). Include in Li all the vertices in the chain p 
excepting the start and end vertices. 
Case 2.1. Suppose u is an input of G,. Then, by the layering of T( G,, x), u is 
in e;. Include C(u) in Ei. 
Case 2.2. Suppose v is an AND gate with inputs vl, v2, . . . . vk for some constant 
k 2 2. Then, by the layering of T(G,, x), the inputs u,, u2, . . . . uk of uk are included 
in e,. 
l 
P4 
03 
POP 
POP v4 
v3 
pop 
v2 
0 0 0 
C(v2) C(v3) C(v4) 
FIG. 3. A layer of an accepting tree with k = 4. 
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Now C(v) is an existential configuration. In checking u, M can move from C(u) 
to P,, a push configuration from which M pushes the gate vk and its type onto the 
stack, through only existential configurations. Include in Li the corresponding chain 
of vertices with start vertex labeled as C(u) and the end vertex labeled as Pk. The 
vertex P, has two children: (see the definition of an accepting tree in Section 2.1.4) 
a vertex labeled Dk- I corresponding to the mate of Pk and a vertex labeled Pk- I 
corresponding to the configuration reached by M by making the push move from 
Pk. These two children of Pk are included in Li. Let C(vk) be the configuration 
reached by M from D,- 1. The configuration C(uk) corresponds to checking the 
gate uk. Include the vertex labeled C(uk) in Ei. 
If k > 2, P, _ I is a push configuration. In general, for a vertex labeled Pjy where 
1 <j< k, there are two children in Li: a pop vertex labeled Dip 1 corresponding to 
the mate of Pi and a vertex labeled Pie1 corresponding to the configuration 
reached by M by making the push move from P,. Include these two children of Pi 
in Li. Let C(u,) be the configuration reached by M from D,- , . The configuration 
C(uj) corresponds to checking the gate uj. Include the vertex labeled C(uj) in E,. 
Finally, the vertex labeled P, has a single successor, namely the vertex labeled 
C(u,) corresponding to checking the gate ul. Include C(u,) in Ei. 
Therefore, for all 1 <j Q k, the set of vertices labeled C(uj) corresponding to 
checking the gate or input uj is included in Ei. See Fig. 3 for a layer of an accepting 
tree corresponding to simulating an AND gate u with four inputs, u,, u2, u3, and vq. 
From this construction, it is seen that at most k paths pi branch from the vertex 
labeled Pk with the path pi passing through the vertex labeled C(uj) in E;. There 
is one alternation in going from C(U) to Pk (since Pk is a push vertex and its prede- 
cessor is an existential vertex) and one alternation in going from P, to C(u,) for 
1 < j 6 k (since Pk is a push vertex and its successor C(vj) is an existential vertex). 
Therefore, in layer i at most two alternations are added along any path through it. 
Since the number of push or pop vertices between C(U) and C(uj) for 1 <i< k is 
at most k - 1, M has the semi-unboundedness property. Since there are O(log n) 
layers in T(M, x) and since each layer adds at most two alternations along through 
it, the number of alternations in T(M, x) is also O(log n). 
(5) NAuxPDA SPACE,ALTERNATIONS(S)(log n, log n) c LOGCFL. 
Let L be accepted by a semi-unbounded NAuxPDA M using O(log n) space 
O(log n) alternations. It will be argued that for any x E L, there is an accepting tree 
with polynomial size. This will show that M runs in polynomial time. The conclu- 
sion then follows from Sudborough’s characterization of LOGCFL as the class of 
languages accepted by NAuxPDA’s in polynomial time [ 191. 
Given M and an input x E L, we will construct an accepting tree T(M, x) on x 
and show that it can be divided into O(log n) layers, just as in the argument for 
containment (4) above. Let P(x) be the accepting sequence of M corresponding to 
the tree T(M, x). Without loss of generality, it is assumed that the initial conligura- 
tion is an existential configuration. It will also be assumed that a pop move does 
not immediately follow a push move, and that neither a push nor a pop move 
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immediately follows a pop move. This will increase the number of alternations, but 
only by a constant factor since A4 is semi-unbounded. 
Layer zero is the union of two singelton sets L, and E,, each of which consist 
of the root of T(M, X) corresponding to the initial configuration of M. Given the 
set Ei at layer i, the set of vertices at layer i+ 1 is the union of the sets Li+ , and 
Ei+l, which are formed as follows. 
For each vertex u in Ei, and each nonexistential vertex u in T(M, x) reachable 
from u through only existential vertices in T(M, x), u is included in Li+ , . Let p be 
a push vertex so included in Li+ 1. Then, between p and the next existential vertex 
q in P(x), there are at most a constant number, say 1, of push vertices pl, . . . . pi. 
Consider the existential vertices immediately succeeding the mates of these I push 
vertices, the existential vertex immediately succeeding the mate of p, and the 
existential vertex q. This set, say S, of I+ 2 existential vertices is included in Ei + t. 
There are I+ 2 paths branching from p and I+ 2 existential vertices in S are the first 
existential vertices along these paths from p. (See Fig. 4.) 
Therefore, there is at most one alternation along the path from p to any of these 
vertices in S. Since p is reachable from v only through existential vertices, there at 
most two alternations along the path from u to any of these I + 2 vertices. Since M 
has O(log n) alternations, it follows that T(M, x) has O(log n) layers. 
From the claim below, it follows that the total number of vertices in all the 
O(log n) layers is no(l). 
CLAIM. Let k be the maximum number of nonexistential vertices between any two 
successive existential vertices along any path of T(M, x). Then the number of vertices 
in layer i is at most (k+ l)i-lno(‘)+ (k+ l)j. 
Ei 
FIG. 4. A layer of the tree with I = 2. 
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Proof of the Claim. It will be shown by induction on i that Ei has at most 
(k + l)i vertices and each of these form the start vertices of a polynomial size chain 
in layer i+ 1. 
For the basis case, when i = 0, E0 has one vertex, namely, the root of T(M, x). 
Assume that for i > 0, Ei has at most (k + l)i vertices. By construction, all these are 
existential vertices. For each vertex u E Ei, all vertices reachable from u using only 
existential vertices are in Li + I. This corresponds to at most (k + l)i chains starting 
from each u E Ej, either terminating in Li+ 1 or in a push vertex in L,, i. Each of 
these chains has no”’ vertices since M is O(log n) space bounded. From every such 
push vertex p, there are at most k + 1 paths branching from p and the first existen- 
tial vertices along these paths are in Ei+ , . Thus, each chain contributes at most 
k + 1 vertices to Ei+ , and at most no(‘) vertices of Li+ i. Therefore, the number of 
vertices in layer i + 1 is at most (k + l)‘noc’) + (k + l)if’. 1 
Remarks. Theorem 2 suggests that the semi-unboundedness property captures a 
fundamental aspect of the computations in LOGCFL. This observation is further 
strengthened by considering other known characterizations of LOGCFL. We will 
briefly mention one such characterization. Immerman [ 111 used the size and num- 
ber of variables needed to express properties in first order logic as resources in the 
model, and showed that LOGCFL is the class of properties expressible in O(1) 
variables and O(log n) size when the universal quantifiers are restricted to be 
Boolean. By defining semi-unboundedness for this model in a way similar to the 
definitions in Section 2.1.5, one can verify that this characterization of LOGCFL 
also possesses this property. 
3. POLYNOMIAL PROOF-SIZE AND LOGCFL 
Proof Trees. An interesting concept that emerges from the definitions of 
LOGCFL on these models is that of a proof tree. Informally, a proof tree for a 
machine on an accepted input is a subtree of its computation tree that demonstrates 
the fact that this is an accepted input. We have defined in Section 2.1 a notion of 
accepting tree for an input in three of our models: alternating Turing machines, 
Boolean circuits, and NAuxPDA’s. In each case we can define a proof tree to be an 
accepting tree, and note that we can characterize LOGCFL in each of these models 
as the class of languages L for which there is a proof tree with polynomial size for 
each x E L. We summarize this characterization in Theorem 3 below. 
THEOREM 3. LOGCFL is the class of languages accepted by (a) alternating 
Turing machines and NAuxPDA’s in O(log n) space and polynomial tree-size, 
(b) polynomial size Boolean circuits with polynomial tree-size. 
The proof of this theorem follows from the characterization of LOGCFL in terms 
of alternating Turing machines by Ruzzo [ 141 and the proof of Theorem 2 along 
with a counting argument similar to the one used for NAuxPDA’s in that proof. 
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This theorem suggests that polynomial size proof trees characterize the computa- 
tions in the class LOGCFL. This can be seen to hold for other models on which 
LOGCFL has been defined. 
Based on the work of Skyum and Valiant [16], Cook [6] characterized 
LOGCFL as the class of languages accepted by a uniform family of Boolean cir- 
cuits with polynomial size and polynomial degree. The degree of a Boolean circuit 
is the degree of the formal polynomial, over the two-element Boolean algebra, 
computed by it. It can be shown that degree and tree-size Boolean circuits are 
polynomially related. 
The degree, D(v), of a vertex v in a Boolean circuit G, with n inputs is defined 
as follows: 
l If u is a vertex (of indegree 0) labeled from 10, I}, D(U) = 0. 
l If v is a vertex (of indegree 0) labeled from the set {x,, x2, . . . . x,, - - 
Xl, -3 9 .*., x,], D(u) = 1. 
l If v is a gate labeled OR with k32 inputs ur, . . . . vk, D(v)= 
max{D(v,), . . . . 4~~)). 
l If v is a gate labeled AND with k B 2 inputs v, . . vk, D(v) = Ck=, D(o,). 
The degree of a circuit is the degree of its output gate. The following theorem 
relates the degree, tree-size, and depth of a circuit. 
THEOREM 4. Let D, Z, and d be the degree, tree-size, and depth, respectively, of 
a Boolean circuit G. Then, 
Z<Dd+ 1. 
Proof Let x be an input accepted by G. By hypothesis, there is an accepting 
subtree H of G of size at most Z. Let v be any vertex in H. The theorem then follows 
from the claim below, which can be proved easily by induction on the depth of v. 
Claim. Let Z(v) denote the number of vertices in the subtree of H rooted at v, 
D(v) be the degree of v and d(v) be the depth of v. Then, 
z(v)<D(v)d(v)+ 1. I 
Before we conclude this section, it is appropriate to mention a complete problem 
for LOGCFL that also has this polynomial proof-size property. Consider the path 
systems model introduced by Cook [4]. By defining polynomial tree-solvable path 
systems as those in which the tree-equivalent of some solution graph has polyno- 
mial size, Sudborough [17] has shown that the recognition problem for this class 
is complete for LOGCFL. 
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4. SEMI-UNBOUNDED FAN-IN CIRCUITS 
Perhaps the most interesting of the characterizations in this paper is the one 
using semi-unbounded fan-in circuits. Its claim to interest is due to the known 
characterization of AC’ using unbounded fan-in circuits [20]. Thus, semi- 
unbounded fan-in circuits provide a combinatorial setting, namely the circuit 
model, in which the separation problem for the classes LOGCFL and AC’ can be 
studied. This question in terms of these two models is whether the set of languages 
accepted by polynomial size semi-unbounded fan-in Boolean circuits within 
logiarithmic depth is a proper subset of the languages accepted by polynomial size 
unbounded fan-in circuits within logarithmic depth. 
Recently, Borodin et al. [2] showed that the class of languages accepted by poly- 
nomial size semi-unbounded fan-in circuits within logarithmic depth is closed under 
complement. Since language classes defined using the unbounded fan-in circuit 
model are closed under complement, this approach is ruled out in trying to separate 
the classes defined using these two models. But, it is interesting to observe that the 
constant depth analogs of these models exhibit this nice separation: constant depth 
unbounded fan-in circuits are closed under complement whereas constant depth 
semi-unbounded fan-in circuits are not closed under complement. This is 
demonstrated below. 
THEOREM 5. There is a language accepted by a constant depth semi-unbounded 
fan-in circuit whose complement is not accepted by any constant depth semi-unbounded 
fan-in circuit. 
Proof: Let n = 2m for some integer m > 0. Consider the language L, defined as 
the set of all length n bit strings such that the first m bits are not equal to the last 
m bits. The desired language is the union of the sets L, for all even n. Then a con- 
stant depth semi-unbounded fan-in circuit for L, is given by the characterization: 
x= y, -.a y*z1 . . . z, is in L, iff there exists i with 1~ i < m such that yi # zi. 
Consider the complement L of L,, that is the set of all length n bit strings such 
that the first m bits are the same as the last m bits. Suppose there is a constant 
depth semi-unbounded fan-in circuit G, that accepts z. Then, by Lemma 6 below, 
G should have at least 2”-’ strings for some constant c > 0. But, there are exactly 
2” = 2”” strings in z. This is a contradiction and hence the theorem holds. 1 
LEMMA 6. The number of inputs accepted by a constant depth semi-unbounded 
fan-in circuit G, is either zero or at least 2”-‘for some constant c > 0. 
Proof Let x be an input to G, on which it evaluates to one. Therefore, by 
Fact 1, there is an accepting subtree H of G, on input x. Then the claim can be 
proved easily by induction on d. 
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Claim. For any gate u at depth d in H, the number of input vertices included 
in the subtree rooted at u is at most kd, where k is the maximum of the fan-in of 
all AND gates in H. 
Let x=x1 . . . x,. By the claim above, the inputs included in H get values from at 
most c = k”> 0, a constant number, of the bits from {x1, . . . . x,}. Let the positions 
of these bits be i,, . . . . i,. Then G, evaluates to one on all n bit inputs that have the 
same values at i,, . . . . i, as x. This proves the lemma. 1 
This proof actually shows something stronger, namely that the language G 
cannot be accepted by any semi-unbounded fan-in circuit of depth o(log n), even if 
semi-unboundedness were weakened to allow poly-log fan-in to the AND gates in 
the circuit. 
5. CONCLUSION 
In this paper, we have attempted to isolate the key properties that characterize 
the parallel complexity class LOGCFL. One of these properties, namely, semi- 
unboundedness, led us to define a new model of computation based on unbounded 
fan-in circuits. We believe this to be one of the main contributions of this work. We 
were also able to unify the many characterizations of LOGCFL using the notion 
of polynomial proof-size inherent in these characterizations. 
New characterizations of a complexity class can serve as tools for showing mem- 
bership in the class. They also suggest new complete problems for the class. We 
hope the characterizations in this paper would also be useful in these respects. 
Finally, we conclude with some interesting questions raised by this work. 
The semi-unbounded fan-in circuit model seems to be an interesting model in its 
own right. We believe that it will lead to new insights into computation just as the 
study of unbounded fan-in circuits has proved to be rewarding one. Some recent 
results characterizing important sequential complexity classes such as JVB are 
presented in [22]. 
The circuit characterization of LOGCFL illustrates how fan-in of gates is an 
important resource in this model. Thus, for instance, a major difference between the 
three classes NC’, LOGCFL, and AC’ is the fan-in of the gates in the circuits that 
define these classes. Here NC’ is the class languages accepted by uniform families 
of circuits with polynomial size and O(log n) depth with the OR and AND gates 
having bounded fan-in [6]. 
The circuit characterization of LOGCFL also provides a combinatorial 
framework to study the properties of the class LOGCFL. Recently, Borodon et 
al. [Z] have shown that the class LOGCFL is closed under complement using the 
semi-unbounded fan-in circuit characterization of LOGCFL presented in this 
paper. 
It would be interesting to isolate the semi-unboundedness property for the 
parallel random access machine (PRAM) model to obtain characterizations of 
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LOGCFL on these models. It is relevant to note in this connection that both AC’ 
and LOGDCFL (the class of languages log-space reducible to deterministic 
context-free languages) have been characterized using the PRAM model [20,8]. 
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